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Abstract—In this paper, we show that dynamic voltage and
frequency scaling (DVFS) designs, together with stress-induced
BTI variability, exhibit high temperature-induced BTI variability,
depending on their workload and operating modes. We show
that the impact of temperature-induced variability on circuit
lifetime can be higher than that due to stress and exceed
50% over the value estimated considering the circuit average
temperature. In order to account for these variabilities in lifetime
estimation at design time, we propose a simulation framework
for the BTI degradation analysis of DVFS designs accounting
for workload and actual temperature profiles. A profile is gen-
erated considering statistically probable workload and thermal
management constraints by means of the HotSpot tool. Using
the proposed framework we explore the expected lifetime of the
ethernet circuit from the IWLS05 benchmark suite, synthesized
with a 32nm CMOS technology library, for various thermal
management constraints. We show that margin-based design
can underestimate or overestimate lifetime of DVFS designs by
up to 67.8% and 61.9%, respectively. Therefore, the proposed
framework allows designers to select appropriately the dynamic
thermal management constraints in order to tradeoff long-term
reliability (lifetime) and performance with upto 35.8% and 26.3%
higher accuracy, respectively, against a temperature-variability
unaware BTI analysis.
Index Terms—BTI, DVFS, DTM, temperature, lifetime
I. INTRODUCTION
As the technology node shrinks, electronic systems become
more prone to aging phenomena jeopardizing their reliability.
Particularly, scaling to 32nm technology nodes and below
leads to a change in the nature of reliability effects, which
switch from abrupt functional problems to progressive degra-
dation of the performance characteristics of devices and system
components [1] induced by aging phenomena.
The dominating aging phenomenon for nanometer devices
is bias temperature instability (BTI) [1], [2], whose main
effect is to increase transistor threshold voltage, depending
on technology parameters, operating voltage, temperature and
stress ratio. If the induced performance degradation exceeds
circuit time margins, it may lead to circuit failure and reduce
lifetime of electronic systems. Great effort has been devoted
to modeling of the effects of BTI and developing techniques
to counteract them [2]–[6]. Design strategies adopted to tackle
the negative effects of BTI aging include over-designing of the
IC or monitoring the critical paths and opposing these effects
during runtime [6], [7]. Besides, design margins are increased
in order to design reliable integrated systems [1]. All these
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solutions may have a large impact on system performance and
elevate the cost of reliability.
However, BTI aging degradation is workload and operating
conditions (temperature, voltage, etc.) dependent [1], [7], [8].
Moreover, temperature and stress ratio values may vary from
gate to gate, and even from transistor to transistor. In [1],
a workload-dependent stress ratio computation framework is
presented, which considers structural correlations of a circuit’s
logic. It is shown that different workloads can induce a
variation up to 11% on circuit propagation delay. Therefore,
paths that are not critical at time zero may become critical
over time [1].
Nevertheless, the approach in [1] does not account for
the effect on BTI aging of different temperatures at which
different gates within a circuit may operate. In this regard, it
is worth noticing that different workload leading to similar
stress ratio distribution may lead to very different thermal
profile. Indeed, whereas stress ratio depends on the time during
which a transistor is ON, and is frequency independent, actual
switching frequency may play an important role when the
effect of temperature on aging is considered. In addition, it
should be considered that identical blocks undergoing the same
workload that are placed in different areas of a SoC will turn
out to have the same stress ratio distribution, but might be
characterized by very different thermal profiles. Moreover, in
designs implementing dynamic voltage and frequency scaling
(DVFS) techniques, the different operating modes impact
considerably the circuit thermal profile and, consequently, its
BTI aging. DVFS designs usually operate under the control
of a Dynamic Thermal Management (DTM) system, which is
responsible for monitoring online the temperature of the circuit
using on-chip sensors and selecting appropriately its active
operating mode in order to honour pre-defined constraints,
such as performance and thermal design power (TDP). It is,
therefore, expected that the pre-defined constraints used for
DTM to affect the BTI aging of DVFS designs.
In this paper, by means of HSPICE simulation considering
a 32nm High-k, CMOS technology from [9], we first show
that the impact of temperature-induced BTI variability on
circuit lifetime can be higher than that of stress-induced
BTI variability. Particularly, by considering simple logic gates
and three different input signal probabilities PIN (0.25, 0.5,
0.75), with a constant temperature (T = 80oC) we show
that stress-induced variability on BTI can lead to a lifetime
estimation variability reaching 43% for a 2-input NOR over the
average value computed considering PIN = 0.5 (3.59 years).
Similarly, we assess the temperature induced variability on
BTI aging. We consider an operating temperature varying from
70oC to 90oC, and we show that it can lead to a 58% lifetime
estimation variability over the average value considered before.
In order to properly account for these variabilities in lifetime
estimation at design time, we propose a simulation framework
for the BTI degradation analysis of DVFS designs accounting
for workload and actual thermal profiles, which are generated
considering statistically probable workload and dynamic ther-
mal management (DTM) constraints by means of the HotSpot
tool [13]. The proposed approach allows us to obtain the
fined-grain stress ratio for every transistor in a circuit as
well as a fine-grained temperature profile. Particularly, for
each and every transistor in the considered benchmark, we
produce a unique model accounting for the unique stress
ratio and operating temperature and we build a fine grained
stress ratio and temperature aware aged library. We apply
the developed simulation framework to the Ethernet circuit
from the IWLS’05 suite, and we show that, depending on
the considered DTM constraints, the margin-based design can
underestimate or overestimate lifetime of DVFS designs by
up to 67.8% and 61.9%, respectively. However, the proposed
framework allows designers to explore the most appropriate
DTM constraints according to a tradeoff between long-term
reliability (lifetime) and performance with upto 35.8% and
26.3% higher accuracy, respectively, against a temperature-
variability unaware BTI analysis.
The remainder of the paper is organized as follows. Sec-
tion II gives a background in to the causes of BTI along
with current strategies to tackle it. In Section III, through
HSPICE simulations, we assess the impact on long-term
reliability (lifetime) of stress-induced and temperature induced
BTI variability. Section IV presents the proposed simulation
framework. In Section V, we then provide simulation results
and discuss how the proposed simulation framework can be
used to trade-off circuit lifetime and performance. Section VI
concludes the paper.
II. BACKGROUND
Bias temperature instability (BTI) has been extensively
modelled using a number of methods, one of which is the
reaction diffusion model [2]. This allows the threshold volt-
age increase of a transistor to be estimated as a function
of technology parameters and operating conditions. Negative
BTI (NBTI) is observed in pMOS transistors, and it usually
dominates over the positive BTI (PBTI) observed in nMOS
transistors [2], [8]. In [8], [10], an analytical model has been
proposed that allows designers to estimate long term, worst-







The parameter Cox is the oxide capacitance, t is the operat-
ing time, α is the fraction of the operating time during which
a MOS transistor is under a stress condition (stress ratio), k
is the Boltzmann constant, T the device temperature and Ea
is a fitting parameter (Ea ≃ 0.1eV [8]). The parameter K
TABLE I
STRESS RATIO EVALUATION FOR 2-IN NOR GATE
IN1 IN2 MP1 MP2 MN1 MN2
0 0 s s r r
0 1 s r r s
1 0 r r s r
1 1 r r s s
Stress ratio 0.5 0.25 0.5 0.5
lumps technology specific and environmental parameters, and
has been estimated to be K ≃ 2.7V 1/2F−1/2s−1/6 by fitting
the model with the experimental results reported in [11]. The
coefficient χ allows us to take into account the fact that NBTI
(χ = 1) prevails over PBTI (χ = 0.5).
Note that the stress ratio allows designers to account for
the actual stress applied to a transistor, which corresponds to
the ratio of time the transistor is ‘ON’ over the total operating
time. This value depends on input statistics, thus on workload.
Also, note that the stress of individual transistors within a logic
gate depends on the design logic structure.
III. ANALYSIS
In this section, we assess the impact on propagation delay
and lifetime of BTI variability induced by different stress ratios
and operating temperatures. We show that these variability
sources depend on workload (accounted for through signal
probabilities, as in [1]), and on the operating modes of a DVFS
design. In this regard, we should note that the DTM system
strongly influence the power consumption of the DVFS design
inducing temperature variabilities that should be considered for
an accurate BTI aging estimation.
A. Stress-induced BTI Variability
To accurately consider aging during the timing analysis
of a design, only the time each transistor is under stress
should be considered. Since the workload may not be known,
signal probabilities need to be considered, which are strongly
influenced by the structural correlations of a logic design [1].
To clarify this aspect, let us consider a simple NOT gate.
The dependency of the stress condition on the signal proba-
bility is straightforward for an inverter. Denoting by PIN the
probability of the input IN to be at logic 1 value, the values of
the stress ratios for its composing nMOS and pMOS transistors
are: αnotn = PIN and α
not
p = 1− PIN .
In the case of a multiple input gate, a more accurate analysis
is required. As an example, let us consider a 2-input NOR
gate. While for the parallel nMOS transistors of the pull-
down network straightforward considerations similar to those
for the NOT gate apply, this is not the case for the series
pMOS transistors of the pull-up network. Denote by MP1
the transistor connected to the power supply and MP2 that
connected to the output. Table I is the stress table reporting
either the stress (s) or recovery (r) condition for all transistors
composing the NOR gate, for all input combinations. It is
interesting to consider the input pattern IN1=1 and IN2=0.
Since it is Vgs2 = Vth (absolute values), according to (1),
transistor MP2 undergoes a recovery condition although its


































































Fig. 1. Propagation delay variation with different input signal probabilities
for a: (a) NOT gate; (b) NOR gate
stress ratio for all transistors, considering a signal probability
PIN1 = PIN2 = 0.5 (input patterns equally likely).
The values of the stress ratio can be generalized as a








= (1− PIN2)(1− PIN1)
(2)
where tis (i = 1, 2) is the time during which a transistor is
under stress and LT is the circuit lifetime. Hence, for the
upper transistor MP1 to be stressed, its input has to be logic
zero, whereas for the lower transistor MP1 both inputs have
to be zero. Analogous considerations hold true for NOR gates
with more than 2 inputs and for NAND gates.
In Fig. 1, we show that the stress-induced BTI variability
from different signal probabilities is reflected on the propa-
gation delay of logic paths and LT variability for the con-
sidered, implemented with a 32nm high-k metal-gate, CMOS
technology from [9]. As for LT , it has been evaluated as the
time interval the propagation delay takes to degrade by 15%
over the value at time zero (t0) [12]. For the NOT gate, we
considered an input signal probability PIN = 0.25, 0.5 and
0.75. For the 2-input NOR gate, we show both the worst and
best cases for propagation delay (PIN1 = PIN2 = 0.25 and
PIN1 = PIN2 = 0.75, respectively), together with the average
case (PIN1 = PIN2 = 0.5). As expected, the effect of stress-
induced BTI variability on propagation delay is more evident
in the NOR case, mainly due the cumulative aging effect on
the series pMOS transistors. Although the propagation delay
variability over the average value is limited to ±2% , LT
varies within a range of [−30%,+43%] over the average value
LT = 3.59 years.
Fig. 2 depicts the flow we have developed to evaluate
the impact of logic gate input signal probabilities on the
stress conditions of their transistors, considering also operating
conditions (operating temperature and voltage). The obtained
data for each gate are utilized to generate “aged” library.
The library is used to map with the proper aging for each
composing transistor and simulate complex circuits, as it will
be discussed in more details in Section IV.
B. Temperature-induced BTI Variability
Workload impacts BTI variability not only due to stress














conditions BTI-aware gate Libraries
















Fig. 3. Flow for obtaining thermal maps after physical synthesis
induce different switching activities, hence power dissipation
values in different blocks/paths in the considered design.
Consequently, a considerable temperature difference may be
exhibited by the blocks/paths in a design, which may reach
20oC [13]. In addition, operating frequency and voltage,
which do not affect stress ratio [2], are the main players in
determining the power consumption, thus the thermal profile
of a design. Therefore, in a DVFS design, different operating
modes are characterized by different thermal profiles and,
consequently, by a different BTI aging. It should be noted that
the operating modes of a DVFS design are usually controlled
by a DTM system. It is responsible for monitoring online
the circuit temperature through on-chip sensors, and selecting
appropriately its operating mode in order to honor pre-defined
constraints, such as performance and power dissipation.
In order to account for the impact of different DVFS
operating modes on a system thermal profile, we developed
a flow that, starting from the physical synthesis of a circuit,
generates the power analysis of each mode. This information,
together with the layout, feeds the HotSpot tool [13] that
conducts a thermal analysis of each operating mode. The block
diagram of the developed flow is shown in Fig. 3.
As an example, we synthesize the Ethernet circuit (from
the IWLS05 benchark suite) with DVFS with two operating
modes, referred to as low performance (LP=0.5Ghz@0.7V)
and high performance (HP=2GHz@1V). Although we con-
sider that the circuit is equipped with a DTM system selecting
the proper DVFS operating mode, we assume a fixed operating
mode (either LP or HP). The steady state thermal analysis
results for both LP and HP modes are shown in Fig. 4(a) and
(b), respectively. As can be seen, the maximum temperature
Tmax (hotspot) for the LP mode is∼72
oC, while Tmax reaches
∼121oC for the HP mode. Particularly, in the HP operating
mode, the hotspot is experienced in the upper area of the
circuit, due to the higher dynamic power dissipation of the
random logic located in that area compared to the memory
in the lower part of the circuit. Instead, in the LP mode, the
hotspot is localized in the lower part, since in this case the
leakage power of the memory prevails over the dynamic power
of the random logic.
However, a circuit is meant to operate under the influence
of the DTM system, the policies of which provide constrain-
ing of the temperature variability, which should be properly


































































Fig. 5. Propagation delay variation with different temperature for (a) NOT
gate; (b) NOR gate
considered for proper lifetime estimation during circuit design.
For comparison purposes, let us evaluate the effect of
different temperatures considering the same basic gates as
in Section III-A. Results for the Ethernet benchmark will
be presented in Section V. As an example, assume that the
operating temperature is bounded in the interval [70, 90]oC by
the DTM system. In Fig. 5 we show the temperature-induced
BTI variability that reflects on propagation delay and lifetime
(LT ) variability, for a NOT gate (Fig. 5(a)) and a 2-input
NOR gate (Fig. 5(b)). For the temperature, the upper and
lower bounds are considered, and the average case (80oC).
The signal probability has been fixed at 0.5 in all cases.
Similarly to the stress-induced BTI variability analysis, the
effect of temperature-induced BTI variability on propagation
delay is more evident in the NOR case. The propagation
delay variability over the average value is still rather lim-
ited [−2%,+3%], whereas lifetime varies within a range
of [−41%,+58%] over the average value at T = 80oC
(LT = 3.59 years). Comparing the results in Fig. 5 and
Fig. 1, we can say that the effect of temperature-induced BTI
variability on lifetime exceeds stress-induced one.
We can conclude that during the BTI-aware timing anal-
ysis of a DVFS design, which is crucial for evaluating its
performance degradation and the expected lifetime, the con-
tribution of temperature variability can be even higher than
the contribution of stress variability. Therefore, both the stress
and temperature variability induced by workload should be
considered during BTI aware timing analysis. Moreover, we
also showed that different operating modes exhibit very differ-
ent thermal profiles, which implies that thermal management
constraints should also be considered for the evaluation of
temperature-induced BTI variability and its impact on lifetime





































Fig. 6. Proposed framework for BTI degradation analysis of DVFS designs
IV. PROPOSED SIMULATION FRAMEWORK
In this section, we discuss the simulation framework in Fig.
6 that we have developed for the BTI degradation analysis
of DVFS designs accounting for workload and actual thermal
profiles, which are generated considering statistically probable
workload and DTM constraints utilizing the HotSpot tool [13].
Given an RTL netlist of the DVFS design, the signal
probabilities of the logic nets are computed accounting for
possible signal dependencies that may occur due to topological
correlation, due to signals split up and reconvergence, and
data-dependent correlation due to signal correlations at the
circuit inputs [1], [14]. Then, static power and dynamic power
analysis is performed accounting for a probabilistic workload
induced by the signal probabilities. The power analysis data is
used for a DTM aware thermal analysis in order to generate
the temperature maps. Specifically, we execute the HotSpot
tool using DTM constraints Tc and Th at the lowest and the
highest possible temperature at the hotspot of the circuit. We
assume that a temperature sensor monitors the temperature at
the hotspot of the circuit and feeds this information to the
DTM controller. The operation of the circuit under such DTM
constraints is described by means of an example:
Example 1. Consider the graph shown in Fig. 7, which
refers to a hypothetical circuit with two operating modes,
the high performance (HP) and the low performance (LP),
with frequencies, fHP > fLP . The operation of this circuit is
controlled by a DTM system, which maximizes performance
honoring pre-defined temperature constraints. ‘x’-axis depicts
time and ‘y’-axis temperature of the circuit. While the circuit
operates using fHP , it heats-up. When the temperature of
the circuit reaches a pre-defined highest allowed temperature
constraint Th, the DTM system forces the circuit to switch to
the LP mode with frequency fLP , which causes the circuit
to cool-down. When the temperature drops to a pre-defined
cooling temperature constraint Tc, then the DTM system ac-
tivates again the HP mode in order to maximize performance.
The actual duration of each heat-up/cool-down time frames
in this loop depends on the combination of workload-induced
switching activity and temperature of the circuit. 
From this process, a fine-grained temperature profile that
considers the temperature constraints followed by the DTM
system is generated and it is used for obtaining a fine-grained
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Fig. 7. DVFS design operating under DTM constraints
together with the signal probabilities of the logic gates is used
for mapping each logic gate in the design with aged models
from the aged gates library (Fig. 2). Finally, timing analysis is
performed for the considered circuit in order to obtain a subset
of the longest paths, thus reducing the size of the mapped
SPICE netlist during subsequent simulations.
V. SIMULATION & RESULTS
We applied the developed simulation framework for the
BTI degradation analysis of the largest benchmark from the
IWLS05 suite [15], the Ethernet. The synthesis of the bench-
mark has been conducted with a 32nm high-k metal gate
CMOS technology [9] with DVFS using two operating modes,
referred to as low performance (LP=0.5Ghz@0.7V) and high
performance (HP=2GHz@1V), as introduced in Section III.
Finally, based on the results for various dynamic thermal
management (DTM) constraints, we select the appropriate con-
straints that meet either lifetime or performance requirements.
For the evaluation of the performance, we use the results of
the thermal analysis regarding the utilization of each operating
mode. Consider again the example presented in Section IV
(Fig. 7). Once the thermal analysis is conducted, the time that
the circuit had spent in either the HP or the LP operating mode,
tHP and tLP (shown in Fig. 7), respectively, is obtained. Then,
the expected long-term performance of the circuit is evaluated




In Fig. 8, we present the average temperature of the Ethernet
circuit under the dynamic thermal management (DTM) con-
straints Tc = 80
oC and Th = 100
oC. Note that for this case
the temperature window w (Fig. 7) of the marginal constraints
Tc and Th is w=Th − Tc=20
oC. The average temperature of
the circuit at the hotspot was found ∼90oC, while the average
temperature of all the gates of the longest path was found
∼88.1oC. The variability of the longest path delay due to the
BTI aging is shown in Fig.9(a) and (b) for the considered
temperatures. A margin-based temperature selection for aging
evaluation, either using the DTM constraints Tc or Th, results
in a lifetime estimation of LTTc=4.41 and LTTh=2.01 years,
respectively. Moreover, if we consider the average temperature
of the DTM constraints TA=(Tc+Th)/2 = 90
oC, the lifetime
estimation is LTTA=3.1 years. However, when the fine-
grained temperature fgT at the gates of the longest path
are considered for mapping the design with the proposed
framework, then the lifetime estimation becomes LTfgT=3.25
years. Thus, an optimistic evaluation using the Tc temperature
underestimates the effect of BTI on the lifetime of the circuit
by 35% and a pessimistic one using the Th temperature
overestimates it by 38.2%. Even when the average TA =90oC
















































































































of the two marginal constraints is considered, the BTI effect
on the lifetime of the circuit is overestimated by 4.8%.
Next, we will show that the deviation between the esti-
mated lifetime of marginal temperatures against the estimated
lifetime with the proposed framework, which considers fine-
grained temperatures for each logic gate, depends on the
window size w between the DTM constraints. In Figs. 9(c)
and (d), we present the longest path propagation delay with
time for Tc = 70
oC and Th = 110
oC. For this case the
window w is 40. From Fig. 9(d), we obtain that LTTc =
6.8 years, LTTh = 1.35 years, LTTA = 3.1 years and
LTfgT = 4.2 years. As a result, an optimistic evaluation
using the Tc temperature underestimates the effect of BTI on
the lifetime of the circuit by 61.9% and a pessimistic one
using the Th temperature overestimates it by 67.8%. When
the average TA =90oC between the two marginal constraints
is considered, the BTI effect on the lifetime of the circuit is
overestimated by 26.1%.
In Table II, we present results on performance and lifetime
obtained from the proposed technique for DTM constraints
with w ≤ 20 values (w = 2, 10, 16, 18, 20). The first column
presents results for constraints with TA = 80oC and the
second one with TA = 130oC. For TA = 80oC, we observe
that LT of the circuit increases with the increase of w. This
is attributed to a performance reduction that is also observed
while w increases. The reason of these trends is that the se-
lected average temperature (80oC) causes a higher utilization
of the LP operating mode. Since the sensor is located at the
hotspot of the circuit, it overestimates the average temperature
of the circuit and forces an even higher utilization of the
TABLE II
LIFETIME AND PERFORMANCE TRADEOFF OF CONSTRAINTS (w < 20oC)
DTM Constraints @ 80oC DTM Constraints @ 130oC
w [Tc, Th] LT Perf eLT % [Tc, Th] LT Perf eLT %
2 79, 81 4.52 0.88 0.56 129, 131 0.61 1.57 -0.50
10 75, 85 4.63 0.70 2.98 125, 135 0.61 1.59 -1.10
16 72, 88 4.91 0.67 8.40 122, 138 0.60 1.62 -2.81
18 71, 89 5.08 0.65 11.49 121, 139 0.59 1.63 -3.68
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LT error when considering TA
(b)
Fig. 10. (a) Lifetime (left ‘y’-axis) against performance (right ‘y’-axis) results
for a slighting window w = Th − Tc (‘x’-axis) that gradually increases
in size in the range [70oC-150oC]; (b) LT error when considering TA; (c)
performance error when considering TA
LP operating mode than what necessary to meet the desired
constraints. For higher temperatures (second column, 130oC),
the exact opposite trend is observed. The LT drops as w
increases and the performance increases, which is attributed
to the already very high utilization of the HP mode at those
temperatures. Column eLT reports the lifetime estimation error
when the average temperature TA is considered against the
case of the fine-grained temperature of the longest path.
The lifetime (left ‘y’-axis) against performance (right ‘y’-
axis) results are depicted in Fig. 10(a) for a temperature
window w (‘x’-axis) that gradually increases in size in the
range [70oC-150oC]. It also depicts the expected lifetime
and the performance when the average temperature of the
margninal DTM constraints TA is only considered (dashed
lines labeled as “LT@TA” and “Perf@TA”). Fig. 10(b) depicts
the errors for the examined constraints between the expected
and the actual lifetime at TA. Note that at lower tempera-
tures and while the w increases, the underestimation of the
lifetime using the average temperature of marginal constraints
also increases, exceeding 35% for w ≥ 40oC. At higher
temperatures, the lifetime can be overestimated by more than
10% for w ≥ 40oC. Fig. 10(c) depicts the error between
the expected and actual performance at TA. Note that at
lower temperatures and while the w increases the expected
performance is overestimed by >20% for w ≥ 30oC (reaching
26.3%), when the DTM constraints are not considered. At very
high temperatures, the performance is slightly underestimated
(<1.2%), which can be considered negligible.
VI. CONCLUSIONS
We showed that dynamic voltage and frequency scaling
(DVFS) designs, together with stress-induced BTI variability,
exhibit high temperature-induced BTI variability due to their
workload and different operating modes. We, also, showed
that the impact of this variability on circuit lifetime can be
higher than that due to stress. In order to account for this
variability during the lifetime estimation at the design time,
we proposed a simulation framework for the BTI degradation
analysis of DVFS designs that considers thermal profiles from
DVFS designs under the influence of a Dynamic Thermal
Management (DTM) system. Using the proposed framework
we explored the expected lifetime and performance of the eth-
ernet circuit from the IWLS05 benchmark suite, synthesized
with a 32nm CMOS technology library, for various thermal
management constraints. We showed that margin-based design
can underestimate or overestimate lifetime of DVFS designs
by up to 67.8% and 61.9%, respectively. Finally, we used
the proposed framework to select appropriately the dynamic
thermal management constraints in order to tradeoff long-term
reliability (lifetime) and performance with upto 35.8% and
26.3% higher accuracy, respectively, against a temperature-
variability unaware BTI analysis.
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